Amendments to the Claims:

This listing of claims will replace all prior versions and listings of claims in the application:

- (original) A nonvolatile semiconductor memory device, comprising:
- a source region and a drain region that are mounted on a main surface of a semiconductor substrate and positioned at a specified distance from each other;
- a channel region that is formed between said source region and said drain region;
- a first gate that is provided above a channel region on a side toward said drain and via a first gate dielectric film; and
- a second gate that is provided above a channel region on a side toward said source via a second gate dielectric film, wherein a lateral surface of said second gate is covered with a first dielectric film and an upper surface of said second gate is provided with a second dielectric film;

wherein said first gate is formed so as to cover said first gate dielectric film, the lateral surface of said first dielectric film, and the lateral surface of said s cond dielectric film; and wherein one end of said first

gate is positioned on an upper end face of said s cond dielectric film.

- 2. (original) The nonvolatile semiconductor memory device according to claim 1, wherein said first gate is positioned with both ends placed in a gap region enclosed by said second gate and is filled so as to form a concave.
- 3. (original) The nonvolatile semiconductor memory device according to claim 1, wherein the surface area of said first gate is A > B + C + D when the sidewall area within a gap region of said second gate is A, the bottom surface area within a gap region of said second gate is B, the flat surface area of the top of said second gate is C, and the sidewall area of the top of said second gate is D.
- 4. (original) The nonvolatile semiconductor memory device according to claim 1, wherein said second gate controls a split channel formed within said semiconductor substrate via said second gate dielectric film.
- 5. (original) The nonvolatile semiconductor memory device according to claim 1, wherein said second gate has a

gate function for controlling both an erase gate and a split channel and acting as erase gate.

- 6. (original) The nonvolatile semiconductor memory device according to claim 1, wherein said second gate dielectric film is the same as a gate dielectric film for a MOS transistor that composes a low-voltage section of a peripheral circuit formed on said semiconductor substrate.
- 7. (original) The nonvolatile semiconductor memory device according to claim 1, wherein the material and film thickness of said second gate are the same as those of a gate for a MOS transistor that composes a peripheral circuit formed on said semiconductor substrate.
- 8. (original) A nonvolatile semiconductor memory device, comprising:
- a source region and a drain region that are mounted on a main surface of a semiconductor substrate and positioned at a specified distance from each other;
- a channel region that is formed between said source region and said drain region;

a first gate that is provided above a channel region on a side toward said drain and via a first gate dielectric film;

a second gate that is provided above a channel region on a side toward said source via a second gate dielectric film, wherein a lateral surface of said second gate is covered with a first dielectric film and an upper surface of said second gate is provided with a second dielectric film;

a third gate that is provided via a third dielectric film formed on said first gate;

a word line that is electrically connected to said third gate;

a contact hole that is made through a third dielectric film formed on said third gate; and

metal wiring that is connected to said word line via said contact hole;

wherein said contact hole is provided on a member having the same material and film thickness as a film that forms said second gate.

- 9. (original) The nonvolatile semiconductor memory device according to claim 8, wherein said member is a polysilicon film.
- 10. (original) A nonvolatile semiconductor memory device, comprising:
- a first conductive well that is formed on a main surface of a semiconductor substrate;
- a source region and a drain region that are formed in said first conductive well and positioned at a specified distance from each other;
- a channel region that is formed between said source region and said drain region;
- a first gate that is provided in a channel region on a side toward said drain and via a first gate dielectric film;
- a second gate that is provided in a channel region on a side toward said source via a second gate dielectric film, wherein a lateral surface of said second gate is covered with a first dielectric film and an upper surface of said second gate is provided with a second dielectric film; and
- a third gate that is provided via a third dielectric film formed on said first gate;

wherein a bind region for binding a plurality of said second gates is provided on a region of said semiconductor substrate where an impurity diffusion layer including a second conductivity type is selectively formed.

11. (original) The nonvolatile semiconductor memory device according to claim 10, wherein an impurity diffusion layer region including said second conductivity type is connected to said source region, said drain region, and a diffusion layer region of a select transistor for selecting said source region and drain region.

Claims 12-16 (canceled)